

# LPD

## 0. Introduction

Why LPD? 1. Battery life 2. Decrease Aging  
3. Increase reliability 4. Cooling & cost

Aging phenomenon reduces lifetime of the chip

Introduced by technology scaling

Thermal ~~in~~ ~~is~~ issues increase aging, degrade performance,  
increase leakage power, necessitate expensive cooling

55% of all electronic failure is caused by temperature issues

~~is~~

Design of LPD serves for

1. → Portable Systems, reduce energy drain

to increase battery-life & decrease weight

batteries do not scale with power demand

2. → Thermal considerations, more transistors & higher CLK

increase problem rates

+10°C ~ 2x failures, cooling requirements, packaging cost

3. → Environmental concerns, Green PC

4. → Reliability issues, direct ~~is~~ <sup>relation</sup> to power draw

Electro migration, IR drops, inductive effects

## Power vs Energy

Minimization of power is used for: design of power supply

" " VRM

" " interconnect

" " short term cooling

" " Energy " " " : maximize computations with


given amount of available energy

cooling, long term low temperatures

$$\text{Power} = P_{\text{switching\_capacitance}} + P_{\text{leakage}} + P_{\text{short\_circuit}} + P_{\text{static}}$$

$$P_{\text{switching\_capacitance}} = \frac{1}{2} \cdot C_L \cdot V_{\text{dd}}^2 \cdot N \cdot f$$

Relationship between Power & Energy:



$$E = \int P dt$$

Power efficient systems may not be energy efficient

Jevon's Paradox:

efficiency  $\Rightarrow$  more total use

Switching capacitance efficiency improved by factor  $> 1000$

$\Rightarrow$  more power hungry applications emerge

Demand Scaling

power density no longer constant  $P \approx \frac{1}{2} C \cdot V^2 \cdot N \cdot f$

no longer scaling of  $V_{\text{dd}}$  possible

still need to move ~~computation~~ computation power: use more cores

Thermal gradients: spatial / temporal: goal: find balance

Energy vs programmability

ASIC is very efficient, not programmable

... FPGA ... ASIC ... GPCPU

Dark Silicon: used cores heat up unused ones  $\rightarrow$   
they can't be used at the same time

Landauer principle:

1 bit operation unit at least consume  $0.69 kT$  of energy  
 $= 0.0172 eV @ 20^{\circ}C \approx 1.602 \times 10^{-21}$  joule

Levels of power optimization:

Application  $\rightarrow$  Compiler  $\rightarrow$  OS  $\rightarrow$  Micro-Arch.  $\rightarrow$  Circuit  $\rightarrow$  Transistor

## 1. Energy sources

Batteries don't scale with power demanding components


Human power sources:

Breathing, Body heat (both inefficient)

Blood pressure, vibrations from motion  
used in watches

moving/walking human costs  $300+W$

Piezoelectric: like pressing two capacitors onto each other

Capacitive: Change in capacitance causes either voltage or  
change increase 

Inductive: Coil moves through magnetic field causing current in wire

Other sources: Li-Ion Battery, Zinc-Air, Solar cells,  
Vibration, Sound, Fuel cell

Swanson's Law:

Solar cell price drop 20% / doubling of cumulative cells shipped  
 $15 mW/cm^2 @$  direct sun BUT: current source

with optimum point for maximum power extraction

$\rightarrow$  battery needed to store harvested energy cannot  
directly supply ES or IC

## Fuel cells

efficiency ~ 40% - 65% , clean (H<sub>2</sub>O out)

Alkaline fuel cell ~ 70% efficiency


## Super Capacitors

Capacitor w/ high ~~dens~~ capacitance (~ 100x)

- + high power density (W/kg)
- + long life + high cycle efficiency
- + ~~many~~ many cycles / life
- + no danger of overcharge
- low energy density (Wh/kg)
- expensive
- high self-discharge
- high leakage

## Batteries

- + Energy density  $\frac{V \cdot I \cdot h}{m}$
- Power density  $\frac{V \cdot I}{m}$
- lifecycles / recharge count
- low cycle efficiency



## Hybrid - Electric - Storage - System

charge - transfer - interconnect + combines multiple batteries / capacitors / ...

## 2. Battery Modelling

Full charge capacity :=

Remaining capacity of a fully charged battery at beginning of a discharge cycle

Full Design capacity :=

Capacity of a newly fabricated battery

Theoretical Capacity :=

Maximum amount of charge that can be extracted from a battery based on the amount of active materials (chemicals) contained

Standard Capacity :=

Amount of charge that can be extracted from a battery when discharged under standard load and temp conditions

Actual capacity :=


Amount of charge the battery delivers under applied load and given temperature.

### Rate Dependent Battery Capacity

current @ electrolyte, if too high, diffusion of active species in the battery can't keep pace.

concentration gradient builds up along the electrolyte cut-off, remaining active ~~to~~ species can't be accessed by the consumer

lower discharge rates reduce this effect, more room for recovery (diffusion of available species to the electrolyte)



## Temperature effects

too low: chemical activity bad, internal resistance high, lower full-charge capacity, faster discharge  
too high: begin of self-discharge

## Fading of battery capacity

every cycle reduces full-charge capacity  
reason: side-effect of chemical reaction

→ Electrolyte decomposition

→ Active material dissolution

→ passive film formation

## Irreversible

Reduced capacity in short-term, failure in long-term  
How to reduce: shut-off before critical-low-level

Battery models @ design time allows:

maximization of energy draw, longer runtime before recharge

optimization of battery life time

correct dimension of battery for a given system

What accuracy is needed?

Trade-off: accuracy vs. computation time

\*parameters  $\uparrow$

Peukert's Law (example for battery model)

normalized capacity (1A) =  $t_{run} \times I^\alpha$

$\alpha$  = discharge rate (Li-Ion:  $\alpha = 1.05$ )

temperature dependent

## Battery Emulation

Goal: full reproducibility

emulation of battery with other hardware

Observed voltage,  $V_b = V_{oc} - I R_i$

@ discharge:  $V_{oc}$  decreases and  $R_i$  increases  
depending on temp & battery state

## Discrete time battery models

using VHDL to bring electrical level into high-level-sim.

Applications: Battery aware scheduling

" " supply design

Load-profile shaping for multi-battery systems

- static switching after time for recovery
- dynamic: monitor status of batteries

Rechargeable batteries have non-ideal effects like:

recovery

temperature dependence

capacity depending on discharge rate

modelling possible, if factors known

tradeoff between accuracy & sim. time

models can be deployed & simulated for estimations & optimizations

overall-goal: increase system's runtime and reduce recharge rates

Self-discharge due to chemical side reactions,  
internal short-circuits

- ~ charge Li-Ion ~ 2%/month
- ~ temperature NiMH ~ 15%/month

### Stochastic battery model

idea: Battery life-time estimation of HW/SW ES

Exploration of design space fastly done w/o accuracy loss

#### Definitions

charge unit := smallest amount of charge that can be discharged

$T :=$  # max. available charge units

$N :=$  # nominal capacity of charge units

$N, T$  vary with battery technology, discharge current, ...

State of charge is tracked via discrete time transient

stochastic process

using a probabilistic FSM

allows modelling of ~~idle~~ idle states  $\rightarrow$  recovery

### Battery aware Scheduling

Goal: extend battery lifespan

Means: schedule transformations

$$P^{act} = \int dt \frac{V-1}{C(I)} \cdot \hat{P}(I)$$

allows:

$t_1(s)$	$t_2(s)$	$t_4(1)$	$t_5(s)$
		$e_1(1)$	
$t_6(s)$	$t_7(1)$		$t_8(s)$
10	2	2	10

$t_3(1)$	$t_1(s)$	$t_4(1)$	$t_5(s)$
			$e_1(1)$
$t_6(s)$	$t_7(1)$	$t_8(s)$	$t_2(1)$
6	6	6	6

15% more efficient




## Variable Voltage Scheduling

lower voltage if op has ~~more~~ time until deadline left  
 same computation, more evenly energy drain  
 swapping ops might bring more benefit, if deadlines can still be met.

## 3. HW - ~~Power~~ Optimization & Estimation

Power consumption in HW:



Interconnect / RAM / ASIC / CPU

Generic HW synthesis flow: System-Level Design →

HLS → Logic Synthesis → Layout

W/ power optimizations: accompanied by System-level power analysis & Libraries for that →

Architecture level power analysis @ RTL & Libraries →

Logic level power analysis @ Logic synthesis & Libraries →

Transistor power analysis @ Layout

$$P_{avg} = P_{switching\ capacitance} + P_{leakage} + P_{short\ circuit} + P_{static}$$

$$= \frac{1}{2} C_L V_{dd}^2 N f + K (V_{dd} - 2V_T)^3 T N f + (I_{subthreshold} + I_{oxide} + I_{diode})$$

frequency

cumulative parasitic capacitance

supply voltage

# expected transitions per cycle

constant (tech)

threshold Voltage

input rise/fall time

$I_{diode}$ : diodes formed between diffusion & substrate

$I_{oxide}$ : electrons tunneling through the gate oxide

$$I_{subthreshold}: K W_{eff} \cdot e \frac{V_{in} - V_{th}}{s}$$

## Operator scheduling

assignment of operations given in the behavioral description to a cycle

behavioral description  $\rightarrow$  sequence of operations performed

$\Rightarrow$  allocation & possible resource sharing

exploiting of regularity of programs / the given schedule

exploit slack or mobility of operations

$\Rightarrow$  schedule them on slower, more power efficient hardware

(module selection)

$\Rightarrow$  try to reduce peak power. Important for packaging, cooling & reliability considerations

Algo for finding optimal voltages for a given schedule:

1. init: all voltages to max

2. compute slack

3. find max, if 0, done.

4. DFS on all max found

4.1 create dual graph by adding edge between all unconnected nodes in DFS-tree, if their order of traversal is inverted.

5. Weight assignment  $W = (V_{ck}^2 - V_{ck+1}^2)$

6. longest weighted path

7. reassign voltages in longest weighted path:  $V_{ck} \rightarrow V_{ck+1}$

8. goto step 2

## Module Selection


example: + done by ripple-carry / carry-lookahead...

trade-offs @ selection of specific instances possible

not always are the fastest components necessary to meet the timing constraint. in that case: choose a slower one, if

the timing constraint is still met & it is more efficient often the case in non-critical path of CDFG.

#### 4. SW - Power optimization & estimation



Program power model:

$$\text{cost} = \sum_i (\text{Base}_i \cdot N_i) + \sum_{i,j} (\text{overhead}_{i,j} \cdot N_{i,j}) +$$

$$N_{\text{em}} \cdot \text{penalty}_{\text{em}} + N_{\text{stall}} \cdot \text{penalty}_{\text{stall}}$$

used for simulation of code power consumption to give an estimation

alternative: apply ampere-meter to CPU & put program into loop

Compiler for power optimization:

register optimizations

reduce execution time

optimizations by hand

Instruction dependent power consumption of CPU

Cost sums up: internal busses carrying immediate values, register numbers, and the instruction address

Data-dependent power consumption of CPU

Cost sums up:  $n$  data accesses and their address, the data itself & their direction (read/write)

## Instruction scheduling

use instruction-level energy costs to guide code generation  
minimize memory accesses

reduce context saving

CPU-specific: dual memory loads / instruction packing

optimize instruction schedule such that activity in specific parts of the system is reduced

Like instruction bus, processor-memory bus, instruction register & register decoder

Traditional compilers try to increase performance by reducing # of pipeline-stalls

For low-power instruction scheduling:

use switching activity as metric

simulate RTL model of processor and measure switching activity on busses when running  $n$  (over  $n$ ) command(s).

Use these profiled values as a cost metric

Assumption: there is leeway that allows reordering

Reordering may cost performance, needs to be taken into account.

## Cold Scheduling

$S(l_j, l_{j+1})$  Switching activity, if  $l_{j+1}$  follows  $l_j$

$BS = \sum S(l_j, l_{j+1}), j=0, 1, \dots, n-1$  Block switching activity

cost =  $\frac{1}{k} (w_1 \cdot BS_1 + \dots + w_k \cdot BS_k)$  cost function,  $k = \#$  of BB

problem: difficult to obtain bit switching activity from symbolic representation

jump/branch targets may not be known before scheduling and register allocation

sizes of BB may change during scheduling & reg. allocation  
binary representation of indexes to symbol table may not be available

⇒ Phase problem of instruction scheduling and assembly

- If scheduling precedes assembly: may reduce potential of reducing bit switches

- If assembly precedes scheduling: flexibility of schedule limited

One solution: need to estimate binary representation of an instruction  
use cases showed, that there might be no correlation between energy/power-savings and performance loss

Space for instruction schedules: w/o precedence constraints:

$$(N-1)! / 2 \quad N = \# \text{ instructions}$$

efficient approach to the instruction scheduling ~~is to~~ <sup>problem</sup>

given: table with power consumption, if an instruction is followed by another

given control dependency graph

generate Weighted Strongly connected Graph by assigning

values to edges. Add weighted edges, if precedence of

two instructions isn't given SCG (strongly connected graph)

generate Minimum spanning tree (MST)

use simulated annealing to find Hamiltonian path (exact solution

⇒ energy efficient instruction schedule

NP-hard)

other ideas on power optimization:

eliminate dead code / combine common sub-expressions /

memory hierarchy optimizations: loop tiling / keeping data on chip

doesn't always affect performance, for example: optimization not on the critical path

## Compiler-driven DVS

DVS  $\hat{=}$  dynamic voltage scaling

most efficient due to quadratic impact in power formula

apply DVS when it has no impact on performance

find the best scaling points in code to adjust voltage

Overhead: switching to an from new voltage settings

cost time & power  $\Rightarrow$  may reduce or eliminate potential savings

$\sim 100$ s of  $\mu$ s, even longer than a cache-miss, can't be used for voltage swap

intra-task DVS: scaling points may be in the middle of task execution (opposite: inter-task DVS)

- sub categories:

1. interval-based DVS: fixed length time intervals rely solely on state of the system and trace history. Scaling points determined online or offline

2. checkpoint-based DVS: scaling points are determined offline, scaling factors are determined online. Scaling points are placed at selected branches to exploit the slacks due to runtime variations.

## Compiler directed DVS:

- Find region  $R$  in program  $P$  and frequency  $f$  such that  $P \setminus R$  is executed at peak frequency  $f_{max}$ , the total execution time + switching overhead ( $T_{trans} \cdot 2 \cdot N(R)$ ) is no more increased than a factor  $r$ , while the total energy usage is reduced

SW power estimation is possible & faster than estimating power consumption on circuit level. Compiler may include optimizations: Instruction scheduling & Intra-procedural DVS, these are distinct tasks to performance optimization.

## 5. Thermal Aware Design

Circuit must fulfill constraints

+50°C painful for users (especially @ mobiles)

fire hazards / short-circuit

melting insulation

mechanical stress

Reliability & performance degradations

Short-term effects:

Leakage-current increases

Reduction of driving current

Long-term effects:

Aging / Degradation of transistor

$$I_{\text{drain}} \approx \frac{1}{2} \mu \overset{\substack{\uparrow \\ \text{Lower @ high } T}}{C_{\text{ox}}} \frac{W}{L} (V_{\text{gs}} - V_{\text{th}})^2$$

$\mu$ : mobility of electrons

$V_{\text{gs}}$ : gate-source voltage

$C_{\text{ox}}$ : Oxide capacitance

$V_{\text{th}}$ : Threshold "

$I_{\text{off}} \hat{=} \text{leakage current}$  Loop: more heat  $\rightarrow$  less  $V_{\text{th}} \rightarrow$  more leakage  $\rightarrow$

$I_{\text{on}} \hat{=} \text{driving current}$  Delay  $\sim \frac{1}{I_{\text{on}}}$

Delay also depends on input slew & Load capacitance

Long-Term effects of Temperature

$$\text{reactionRate} = A \cdot e^{-\frac{EA}{k_B \cdot T}}$$

$A$  = some factor

$EA$  = activation Energy in Joule

$k_B$  = Boltzmann constant


$T$  = Temperature (K)

$\Rightarrow$  (high  $T \Rightarrow$  increased reaction)


## Temperature Sensors:

Thermal diode = forward voltage shifts ~~w/ T~~  $\Rightarrow$  current through diode shifts w/ T

measure current through diode, transimpedance amp as comparator  $\rightarrow$  A/D converter  $\rightarrow$  digital sensor output



## Ring oscillator



Delay corresponds to T


count

reading counter periodically and compare with calibrated LUT  $\Rightarrow$  temp.


## Thermal simulation

Resistor - Capacity equivalent to single component w/ heat transport.

Voltage  $\hat{=}$  Temperature  
Current  $\hat{=}$  Heat Transport



can be expanded to multiple components






Temperature introduces degradations

lower  $I_{on}$   $\rightarrow$  Higher  $t_{delay}$   $\rightarrow$  Slower  $f_{clk}$

higher  $I_{off}$   $\rightarrow$  worse leakage loop

Guardband is over-designing the circuit on purpose to protect against degradations




Ring Oscillator not suitable for guardband estimation because it is too local on one place of the chip, can't be used for a holistic information of temp. of chip.

for different T

Characterize factured standard cells and improv library with this information to enable better design @ EDA

Set guardband based on  $t_{delay}(125^{\circ}C) - t_{delay}(25^{\circ}C)$

set clock to  $f_{clk} = \frac{1}{t_{delay}(reference) + t_{delay}(125^{\circ}C) - t_{delay}(25^{\circ}C) + \dots}$



## 6. More Low Power Concepts

Reduce peak power

by sequencing parallel instructions and use faster hardware.  $1 \rightarrow 2 \rightarrow 3 \rightarrow 4$  has better avg. power than

$1 \rightarrow 2 \rightarrow 3 \rightarrow 4$ . Energy might be the same.

optimizing for peak power or for average power are completely distinct tasks.

assumption: downscaling is not proportional to power saving

### Resource sharing

Mapping from OPs and variables to FUs and registers

Definition of interconnects & MUXs builds RTL

Function  $\rightarrow$  Structure

Directly impacts power consumption by determining switching activity at various signals, buses, wires, macro blocks, ...

Observation:

resource sharing of variable's values  $\rightarrow$  time muxed registers  
if ~~OP~~ FUs are shared, their input switching activity is determined by the hamming distance of the variables that are passed to it. This might even reach over iterations.

Idea: exploit correlation between variables in behavioral description to guide resource sharing

Slowly varying inputs  $\Rightarrow$  better not use resource sharing, there would be too much switching activity when inputs get muxed with other internal data.

Two inputs are correlated for one iteration

~~Input~~ Output of FU correlates with ~~input~~ input

+	*	AND	OR
0.5	0.617	0.75	0.75

## Exploiting Signal Regularity

i.e. repeated occurrence of computational pattern in algo

idea: exploit regularity to reduce interconnect power

Detect instances of repetitive patterns in the computation and resource shared by

reusing same interconnect structure for as many instances of computation as possible

Given DFG, regularities can be exploited and muxes / bus wires / capacitance / driver logic can be saved in

Idea: define E-instances

E-instance is classified by type of in- and output

coverage:  $\#E\text{-instance} / \#edges$

take this into account when building RTL for resource sharing

may come at cost of additional hardware (needs space)

Create CDG (connection distribution graph) to indicate what instruction needs to precede another

Create FDG (final distribution graph) for mapping operations to PUs in a constructive way

Combine them both in order to minimize HW-need & maximize regularity exploiting

Switching activity of arithmetical units can be calculated:

$$sw\_act(X \cdot Y) = 0, \text{ if } X = 0 \vee Y = 0$$

$$sw\_act(X \cdot Y) = X, \text{ if } Y = 1$$

$$sw\_act(X \cdot Y) = Y, \text{ if } X = 1$$

$$sw\_act(X + Y) = \max(sw\_act(X), sw\_act(Y))$$

$\Rightarrow$  for addition: place low-switching activities together to have another wire / bus w/ low switching activity

## Glitch Power reduction

power, caused by switching activity caused by glitches  
glitches occur due to temporal difference of transitions of input signals. Can't be seen in truth table

Glitches propagate through circuit - Needed to be stopped as soon as possible (where they are generated)

insert prime implicant and OR it to the output  
needs additional HW + needs to be inserted in cell libraries  
if desired to be automatically added

## Clock gating

disable clk by ( $\text{clk} \wedge 0$ ) to specific parts of the chip that is not needed at a given ~~point~~ point in time

no unnecessary propagation of clk, no storing of values if registers are connected, no calculation whose result is discarded


If a known off-condition can be determined, calculate it and AND it with clk.  $\text{clk} \Rightarrow '0'$

If a known off-condition should freeze the clock @ '1', invert it and OR it to the clk ( $\text{clk} \vee 1$ )  $\text{clk} = '1'$

If an off-condition can be derived from previous clock signal, attach a latch. Example Decode-stage sees NOP  $\rightarrow$  gate clock for next few cycles of EX, WB, MEM

However, additional circuitry needed  $\Rightarrow$  possible new glitches, more HW space needed, more complex synthesis and analysis and, if attached to clock, higher clock delay & higher clock skew

Identify off-conditions that are easy to calculate



latch ensures that no glitch of  $F_2$  can propagate

In case of FSM: if transition to next state is into the same state again, clock to registers can be suppressed


$$F_a = \sum_{i=0, \dots, |S|-1} \text{Self}_{s_i} \cdot x_i$$

a function that captures a set of inputs under which the FSM does a

Activation Function might be self-loop complex!

Clock gating for data paths when inputs are fed back:

$$F_a = S_0 \wedge \overline{S_2}$$



$F_a$  needs to stabilize before clk does '1' → '0'

When slower clk would be necessary, reduce  $F_a$  complexity

Clock gating @ clock-tree-level

- ⇒ + shuts off thousands of transistors at once
- + with only a single  $F_a$
- $F_a$  is rarely active

Clock-tree construction has impact on rate of  $F_a \rightarrow '1'$   
 Put registers w/ similar  $F_a$  into same clock-subtree

Multiple gated clocks


clock gating can also be control flow dependant: calculation that don't use an register every  $n\% 2$  cycles

clock gating only saves Pswitch in clock tree @ this method

If DFG allows, split it into 2 clock intervals. If  $C_1 + C_2 < C$ , power-savings are possible. Additional HW might be needed

## Power Gating

- if circuit ~~is~~ idle: bring  $V_{dd}$  &  $G_{nd}$  to one level (potential = 0V)
- + reduces greatly leakage power, more than  $P_{saved}$  of clock gating
  - slower than clock gating, needs time to drain voltage
  - circuit state lost
  - $\Rightarrow$  needs retention registers



\* those transistors are high  $V_{th}$  to minimize leakage currents


Header for turning on      Footer for switching off

delay @ end of sleep phase      delay @ begin of sleep phase

Also, switching - power consumed, sleep interval needs to be long enough

## Pre-Computation


If the majority of input values' outputs can be determined, precompute them. For all outputs, complex logic is necessary. This can be shut ~~off~~ down in the first case.



$$G1 = 1 \Rightarrow f = 1$$

$$G2 = 1 \Rightarrow f = 0$$

For a circuit  $C > D$ , it is sufficient to look @ the MSBs of  $C$  &  $D$ , to have a 50% chance predicting '1' or '0' if uniform distribution of logic values to the inputs is assumed. Looking @ their second most significant bits, a 75% chance is achieved.




In case  $C_{n-1} \leq D_{n-1}$ , just keep the last values for  $C_{n-2} \dots C_0$  and  $D_{n-2} \dots D_0$  to reduce switching activity

shut-down criterium is logic-dependent

### Managing power through scheduling

idea: calculate conditional statement and select FU to calculate result. Needs more HW, but is power efficient:

$$f = |a - b|$$



### Operand isolation

if a block of logic can be shut down, but has no registers @ the inputs: insert transparent latches and disable their EN if  $\bar{F}_e = 1$

### Guarded evaluation

If input of chip is considered ODC to output of a combinational logic, it can be shut down using a latch enable  $\bar{LE}$ . Transparent latches need to be shut down early

to ensure power saving @ switching logic


$t_1(LE)_{LE=1}$  latest time LE stabilizes at '1'

$t_e(1)_{LE=1}$  earliest time @ which inputs may change when  $LE=1$

$$t_1(LE)_{LE=1} < t_e(1)_{LE=1}$$

Relaxation of LE criteria is once again a way to speed up LE stabilization

$$LE \Rightarrow (0 + 0CD_0) \Leftrightarrow \overline{LE} + (0 + 0CD_0) \equiv 1$$



Pre-Computation needs additional circuitry

Guarded Evaluation is derived from within the circuit

Pre-Computation may require re-synthesis to efficiently derive additional circuits

Guarded Evaluation leaves circuit as-is (especially important in hand-optimizations)

Given DFG & RTL

idle cycles of FU can be directly read from DFG  
insert for each FU that has at least one idle cycle & at least one changing input in ~~between~~ the idle cycles a transparent latch. LE is 0 in idle cycles.

Possible disadvantages:

additional circuitry / delays / overhead / power consumption  
delay constraints also apply to critical path, might not be acceptable in HPL.



## Register sharing

Might assign some FUs w/ wrong values. Their result is discarded, but still calculated.

Idea: use more registers to prevent switching activity @ FUs

A functional unit w/o altering input does not perform a wrong operation, ~~but~~ assign shared registers accordingly

Problems with loading inputs @ beginning of each iteration can be eliminated by ~~preserving~~ preserving the old (from former iteration) register value

### Managing power through the controller

re-design existing logic in order to configure MUX-networks and FUs in the data path

low-cost, but might not eliminate all unnecessary activity best suited to control flow intensive designs

re-ordering states in ~~FSM~~ FSM may lead to saving of power due to reduced switching activity

done by re-specifying control signals

Different incoming & outgoing transitions in the idle state have different probabilities for execution

Values @ MUX themselves may change, only selecting the same one does not prevent switching activity to propagate.

## 7. Aging Aware Design

Aging weakens transistors  $\rightarrow$  slower circuit

" leads to catastrophic failure of transistor

Continuous degradation  $\rightarrow$  "

- timing violations
- data corruption

Different phenomena:

Bias temperature instability (BTI)

- slower / weaker transistors

Hot carrier injection (HCI)

- s.a.

Time dependent dielectric breakdown (TDDB)

- catastrophic transistor failure

Electromigration (EM)

- s.a.

Degradation in  $\mu$ s instead of years

Properties of aging constantly changing as well as technologies → not fully understood → conflicting evidence / multiple ~~theories~~ theories / new aspects uncovered every year

BTI is dominant phenomenon since 45 nm feature size, can be measured after  $\mu$ s

Defects in gate dielectric due to electric field has a recovery effect

2 Theories:

1. Reaction - Diffusion
2. Trapping / Detrapping

2 Defect types: Interface traps:  
Broken Si-H bonds  
Oxide traps:  
Oxide vacancies  
Defect generation during stress  
Defect Healing during recovery


Defects are abstracted

agnostic to defect types

due to manufacturing, don't generate

↳ can't be healed

## Reaction Diffusion



Oxide traps are located in gate-dielectric  
Oxide vacancies, positive charge, pre-existing due  
manufacturing & generation during operation


Interface traps in between dielectric & substrate  
Broken Si-H bonds, positive charge, generated during operation

## Trapping Detrapping

Electrical activation of pre-existing defects instead of  
defect generation

Activated by capturing a carrier from the channel  
Deactivated " emitting " " back to " "

Aging occurs bottom-up; traverses through abstraction levels



The same aging degradation affects the delay of a cell  
differently - Parameters are clock slew & load capacitance  
⇒ new critical paths emerge

Guardbands designed for former critical path  
can also be designed to tolerate defects

timing: reduce clock frequency

strength: wider transistors

always a trade-off

can be designed for a specific scenario or any

mixed guardbands efficient for that inefficient, but safe

Guardbands can't protect against TDD / EM  
only against degradation

Redundancy needed at this point

How to reduce degradation? → decrease stimuli

→ Balance duty cycles (move job to other core)

→ reduce temperature (better cooling, add maxT and shutdown)

→ " Voltage (lower f clk → lower Vdd)

Low Power chips are manufactured today in newest, not  
completely optimized technology

→ high # of defects & degradation

• Reduce stimuli (accurate modelling) → efficient guardbands

Aging has a direct impact on the power consumption

static power drops because worse conductivity ⇒  $V_{th}$  increases

dynamic " " " " " ⇒ slower f clk